The BIST 
ing [4, 9, 17, 20, 261 . However, in general it is not possible to use one multi-functional register for test pattern generation and test response evaluation concurrently, since this way the required properties of the test patterns can only be ensured in some special cases [12, 14, 191. In most cases two different registers are necessary to generate the patterns and to compress the test responses. Conventional synthesis procedures for controllers and even most of the advanced synthesis techniques for sequentially irredundant and easily testable controllers do not take into account this fact [2, 5, 6, 7, 10, 11, 13, 22, 23, 241 . They usually provide a circuit structure as shown in figure 1 , which has to be complemented by an extra test register for BIST (see figure 2). The increasing demand for highly reliable micro-electronic systems in various safety-critical applications prompts for extremely high quality standards, which have to be guaranteed by refined testing techniques. Built-in self-test (BIST) is of particular importance, because it allows an efficient production testing and the capabilities for pattern generation and test response evaluation on chip can also be used for periodic maintenance tests [l] .
Often the BIST is implemented by so-called multi-functional test registers like the well-known BILBO which are able to work as a system register, to generate test patterns and to compress the test responses by signature analysis. Such registers have been developed for random, detenninistic, pseudo-exhaustive, and weighted random pattern testThis work was supported by EP 7107 ARCHIMEDES. P e o n to wpy without fee all OT part of this m a a is granted pmvided that the wpka am not made or djstaibuted for din& w d advantage, the ACM w p~g h t notice and the title ofthe publication and its date appear and notice is given that copying is by w o n of the Assodation for bompuhg *ay During test mode the register T is used as pattern generator and the multi-functional register R is configured as signature analyzer, during system mode T must be transparent. This configuration with an extra register only for test purposes has some serious drawbacks: 1) The number of flipflops must be doubled.
In system mode the test register T must be transparent or bypassed. This prolongs the critical path and may slow down the system speed of the controller. There are faults on the feedback lines from R to the inputs of C which are not detected, as these lines are not completely exercised during self-test. This holds, even if the connections between R and T are tested in an additional step.
level [25, 81. The theoretical basis of the work is a very precise characterization of the search space.
The organization of the paper is as follows: In section 2 the main results of [l8] are briefly summarized. Subsequently in section 3 the main theorem for a precise characterization of the search space is proven and an efficient search procedure is developed. Section 4 provides experimental results achieved for a collection of finite state maThe above mentioned drawbacks can be avoided if the required additional test register T is also used to implement the system function. This results in a pipeline-like structure as shown in figure 3 and described in detail in [18] . chine benchmarks [McEl 931 . Conclusions are given in section 5.
Partition Pairs and Self-Testable Realizations
The problem of synthesizing controller structures compatible with BIST can be reduced to the problem of constructing suitable realizations of the original finite state machine specifications.
Throughout this work it is assumed that a controller is fully specified as a mealy-type finite state machine M = (S, I, 0, 6, h) with a finite non-empty set of states S, a 
--
A state of the controller is represented by the contents of both registers R1 and R2, and the state transition function is implemented by two independent combinational circuits C1 and C2. Clearly none of the registers needs to be transparent during system mode and there is no additional delay imposed this way. The self-test can be performed in two sessions by alternatively using one of the registers for pattern generation and the other for signature analysis. Moreover, as there is no transparency mode or bypassing a complete fault coverage is possible. In general the registers R and T of figure l b are wider than the registers R1 and R2 of the proposed target structure, hence the structure of figure 3 needs less flipflops then the selftestable structure of figure lb. Furthermore, also the combinational circuits C1 and C2 are smaller than the original circuit. As a consequence the critical path in C1, C2 and the output function is shorter than in the circuit C of figure 1. This allows higher clock rates and thus leads to a higher system performance.
It is important to note that this structure is different from structures provided by decomposition techniques where the resulting submachines contain internal feedback loops [16, 3, 151. In [18] a computationally expensive search procedure was used for a feasibility study of the approach. In this paper a computationally efficient synthesis procedure for target structures as shown in figure 3 is presented, which makes the approach generally applicable. In contrast to known approaches trying to reduce dependencies between state variables by appropriate state coding the presented procedure relies on algebraic structure theory to address the problem already at the finite state machine finite non-empty set of inputs I, a finite non-empty set of outputs 0, a next state function 6: S X I -+ S and an output function h: S X I -+ 0.
To guarantee that a finite state machine can be implemented by a self-testable structure it is necessary to require some additional properties. Obviously the straightforward implementation of such a finite state machine with logic blocks for 61,82 and h and registers for S i and S2 provides a self-testable structure as shown in figure 3. Self-testable controllers can therefore be synthesized from finite state machine specifications in two steps. First a finite state machine which realizes the specification and which supports a self-testable structure is constructed and then state coding and logic minimization algorithms are applied to this realization. A precise definition of the term realization can be found in [ 16, 181. In [ 181 it has been shown that self-testable realizations for a finite state machine M = (S, I, 0, 6, h) correspond to specific pairs of equivalence relations on the set of states S. In the following equivalence relations on S will always be considered as subsets 't c S X S . This way the set theoretic operators ,,n" (intersection) and ,,U" (union) are defined for equivalence relations and there is a partial ordering on the set of equivalence relations given by ,,c" (sub-set). The intersection of two equivalence relations is again an equivalence relation, but the union need not be transitive. Therefore an operator ,,+" is defined for equivalence relations by 't 1 + 't 2 := ('t 1 U 't 2)t, where % denotes the transitive closure of a relation %. For an equivalence relation 't c S X S and an element s E S the corresponding equivalence class is denoted by [SI$. The set 3% of equivalence classes completely specifies %, and for convenience we describe 't mostly by Sf% and not by enumerating all the pairs.
Definition 2: Let M = ( S , I, 0, 6, h) be a finite state machine, and let %, s c S X S be equivalence relations on S. ('t Then M* is a finite state machine supporting a selftestable structure which realizes M.
where o* E 0 is an arbitrary output value.
Theorem 1 is illustrated by the following example.
Example 1: Figure 4 shows the next state table of a small finite state machine. By S/'t = { { 1,2}, { 3,4}} and SI+ = { { 1,4}, {2,3}} a symmetric partition pair (%, s ) with % n s c e is defined. figure 6 . I --1 I is minimal for all pairs satisfying (i). In the next section an algorithm for OSTR will be developed, which is based on an efficient enumeration procedure for symmetric partition pairs.
An Efficient Algorithm for OSTR
In the previous section it has been shown that the problem of synthesizing self-testable controllers can be reduced to finding suitable symmetric partition pairs. The algorithm to be developed in this paragraph rigorously exploits the symmetry requirement in order to restrict the search to a small number of candidate pairs. It is based on the notion of ,,"-pairs" which will be introduced in the sequel. The Mm-pairs for a finite state machine can be regarded as the skeleton for the set of all partition pairs [16], and the basic procedure for OSTR described in [ 181 used an enumeration procedure for the set of Mm-pairs. Since Mm-pairs need not be symmetric, this resulted in an unnecessary computational overhead. In the following it will be shown that the set of symmetric partition pairs can be directly characterized by mm-pairs. By definition of the moperator an mm-pair is a symmetric partition pair. To show that it is sufficient to concentrate on mm-pairs some more theoretical effort is required. The first result derived from the symmetry property concerns the iterative construction of an mm-pair from an initial relation p. With mi*) denoting the relation m(mi-l(p)), where mo(p) := p, the following lemma can be shown.
Lemma 1:
Let M = (S, I, 0, 6, A) be a finite state machine, and let p c S x S be an equivalence relation. Observation 1: Let M = (S, I, 0, 6, h) be a finite state machine, and let 't, s c S x S be equivalence relations. Then meven('t + s ) = meven('t) + meven(s) and mOdd(' t + s ) = ,Odd(% + ,Odd(+ 1.
Then the relations
Observation 2: Let M = (S, I, 0, 6, h) be a finite state machine, and let 't c s c S x S be equivalence relations, Then meven(%) c m e v e n ( s ) and ,Odd(%) c mdd(s ) .
The following characterization of symmetric partition pairs is an immediate consequence of lemma 1.
Theorem 2: Let M = (S, I, 0, 6, h) be a finite state machine, and let %, s c S x S be equivalence relations. The pair (I,, s) is a symmetric partition pair, if and only if there is an mm-pair ('t *, 5 *) with %*= Et and s * c s c
M('t *).
With respect to problem OSTR it is important to note, that an mm-pair (% *, s *) has the minimal intersection of for OSTR, then there is no better solution at all. Furthermore, using theorem 2 it is possible to derive all solutions from the solutions found in the set of mm-pairs. Therefore the search space can be restricted to mm-pairs, and the algorithm for OSTR will be based on an efficient procedure to enumerate the set of mm-pairs. It is possible to construct the set of mm-pairs from the base relations B(S) := { ps,t I s,t E S }, where ps,t := id! U { (s, t), (t, s)} is the equivalence relation identifying the states s and t in S and distinguishing all other states. By lemma 1 an mm-pair (%, s ) is characterized by meven(%) = 't and modd('t) = s. Thus the set of all mmpairs for a finite state machine M = (S, I, 0, 6, A) is described by Rmm(M) := { (meven('t), mOdd('t)) l 't c S X S is an equivalence relation }. Obviously, 't = ps,t is true for any equivalence relation, and $?, "(M)
(meven('t), mOdd('t)> I % = P C 9
Therefore $?,mm(M) can be constructed by enumerating all possible sums of relations in B(S) and calculating the corresponding mm-pair with the help of the meven-and the modd-operator. However, this would require a computational effort of 0(2lSl2). In fact, only those relations in %(S) have to considered which lead to different mm-pairs. To make this more precise a partial ordering ,,5" on equivalence relations is introduced as follows:
Definition 4: Let M = (S, I, 0, 6, h) be a finite state machine, and let C , 5 c S x S be equivalence relations. Then s is said to dominate 't (% I s), if and only if meven('t) c meven(s). 't and 5 are called mm-equivalent ('t -s) , if both 't I s a n d s 5 % are true.
It is easily verified that -is in fact in equivalence relation, and observations 1 and 2 provide the following observation:
Observation 3: Let M = (S, I, 0, 6,h) be a finite state machine, and let 't, s c S x S be equivalence relations. Then 't I s implies meven(s) = meven('t + s).
For mm-equivalent relations % -5 observation 3 yields ,even(%) = meVen('t + s ) = meven(s) and therefore the same mm-pair is obtained from 't and 5 . To construct the set of all mm-pairs it is sufficient to consider the quotient space %(S)/-.
Let M = (S, I, 0, 6, h) be a finite state machine, and let -denote the mm-equivalence of relations.
Theorem 3:
Then the set of mm-pairs for M is characterized by RmmW = {(meven($>, mod"($)) I % = p , P c $(s)/-1. PE Making use of theorem 3 and observation 1 the following basic search tree (V, E) can be constructed to enumerate all mm-pairs. First the quotient %(S)/-is computed.
This computation also provides the set meeven := { meven($) I % E %(S)/-}. With meven = { m i , m2, . , . } ordered arbitrarily (V, E) is defined by: The specific requirements of problem OSTR provide another criterion to prune the search tree and make the basic procedure computationally more efficient.
Let M = (S, I, 0, 6, h) be a finite state machine, and let (V*, E*) be the search tree defined above. 
Experimental results
The algorithm for problem OSTR described in section 3 has been implemented as a depthfirst procedure and has been applied to the finite state machine benchmarks distributed for the International Workshop on Logic Synthesis '93 [21] . For incompletely specified finite state machines don't care transition were fixed to transitions with next state = present state and output don't cares were set to zero. For 23 examples a nontrivial solution of OSTR (i.e. a solution different from (id, id)) could be found. Table 1 shows the results in more detail for some of these examples. Column 2 contains the number of states of the specification. Columns 3 and 4 show the number of states in the factors S i and S2 of the best realization found, and columns 5 and 6 list the required number of flipflops for a conventional BIST and for an optimized BIST structure based on the presented approach. The results show that for eight examples the number of flipflops required for the optimized structure is less than for a conventional BIST. For shiftreg and tav even the lower bound I S 1 I I S2 I = I S I is achieved and the number of flipflops is reduced to 50%. In terms of hardware costs the gain is even higher, because the transparent register for the conventional solution is more costly to implement than the registers used for the presented approach.
Since the overall hardware costs for both alternatives can only be compared after state coding and logic minimization, a state coding algorithm is currently being developed which takes advantage of the self-testable decomposition. A prototype version of this algorithm followed by ESPRESSO was used to determine the required PLA area for the circuits C1, C2 and the output function A [5]. The PLA area for the circuit C of a conventional implementation was determined by applying NOVA to the finite state machine specifications [24]. In both cases the PLA area was estimated by (2.i + o).p, with i, 0, p denoting the number of inputs, the number of outputs and the number of product terms, respectively. Table 2 shows the results. The results show that for all examples the PLA area for the circuits C1, C2 and the output function is smaller than the PLA area for C. Therefore it can be assumed that in a multi-level implementation the critical path in each combinational logic block of the self-testable implementation is shorter than in the logic block of a conventional implementation. Higher clock rates and a higher performance can thus be expected. For four examples even the total PLA area for the circuits C1, C2 and the output function together is less than the PLA area for the conventional implementation. Moreover, for all examples the total PLA area is smaller than the area obtained by simply doubling the original network C. This is true even for planet, s1488 and s1494 were the specification with 48 states could only be decomposed into factors with 44 and 45 states, respectively. Table 3 compares the computational effort for the presented algorithm and the basic algorithm used in [181. For both procedures the size IVI of the search tree and the number of the nodes that have to be investigated to find the optimal solution are listed. The results confirm that the presented approach is able to characterize the search space significantly better than the procedure used in [181. For example for dk16 the search tree can be reduced from 2206 to 220 nodes. Moreover, the impact of lemma 2 on the computational effort can be seen clearly. For almost all examples the optimal solution could be found by investigating only a small number of nodes. The limit of 500 000 nodes (timeout) was reached only by bbssee, mark1 and sse. But as table 1 indicates, for these examples a large number of possible solutions could be found before the limit was reached. All examples which did not provide a non-trivial solution could be identified quickly.
Conclusions
Pipeline-like controller structures implement the states of the specification by two different multi-functional system registers. A self-test can be performed in two sessions without any extra hardware by alternatingly using the registers for test pattern generation and signature analysis. This architecture increases the fault coverage as well as the system performance.
An efficient algorithm has been presented to generate minimal pipelined realizations from state transition diagrams. The proposed algorithm relies on algebraic structure theory to construct realizations which can be trivially implemented by a self-testable structure. The efficiency of the procedure is ensured by a very precise characterization of the space of suitable realizations, the theoretical basis of which is the newly introduced concept of mm-pairs.
The experimental results show that in general a shorter critical path and thus a higher performance can be expected. In many cases the number of flipflops is less than the respective number for a conventional BIST, and in some cases even the total PLA area is reduced. This confirms that not only higher speed and fault coverage can be obtained this way, but also area can be saved.
